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ABSTRACT 
The A6281 buffer amplifier ~as designed for use i_n ·a 512 word 
by 18 bit semiconductor· random access memory. 'The buffer amplifier 
.. 
... 
will interface between the 5 volt system logic and two memory periph-. 
eral circuits with 3 volt TI'L inputs. The chip is designed for pro-
cessing in the standard_ junction isolation technol_ogy us·ing 4 to 6 · 
ohm-cm epitaxial material. _. There · are 48 beams, on the chip with tip tel ' 
,,· 
tip dimensions of 90 mils. 
There are 10 buffer cells per chip. The nominal -current 
drain per cell is 5 mA with a "one" input logic level ~nd O. 7 mA with 
,., . 
a "zero" input lev·e 1. · The maximum .,zero" input ·1eVel is 800 mV. The 
. . . 
minimum "one" input level is 1.6v.· The output w·ill_ source 100 µA-with 
a.minimum "one" output of 2.-4 volts. The output, will si·nk 12.5 mA 
with a maximum "zero·,,: output of 25:0 mV. Parameter variations as. a 
,fllllction of tempe:rature.:, ·volt-:ag~ -and fanout fol.-:Jow 1 ·predicted theory=.-
. . . : . 0 . The chip is des_igned t·o: ·pper~te 1n an: ·-ambient: t~mperattire of O t·o '8S- C 
• 
with V CC = 3. 0 ± 0 . 3 vo·lts- . ·· 
The transi~nt resp_onsJ~ was invest:tga:teo.: :as: c=t: -fu.nc·tion O-f 
output capacitance; Vee: ·:ie\~e.1:, input.. \rq.tt_·ag~ ,. Joa·d ct.¢:r~nt an·d tern-
•: . 
perature. Th-e results i.·ndic-ate the ch.ip wi 11 meet leadirt~ ·and 
traili.ng edge ·:propa:g~tion delays of 12 nsec and 15 nsec, ·:r:e,sp¢_c~ 
tively, when drivin.g :worst case. tfL inputs. This circtiit is not· 
recommended for pure ·c_apa:Q.-i:t:i_ye .. loads, since the_ chip stippl.i,es' · pullup· 
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The results. of this inve~t_igation indicate the buffer ampli-
fier will provide compatible interfacing with the proposed system 
J ___ :,,-..:....;. 
i -
-logic~and guarantee pr~per operating margins for th~ memory. 
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INTRODUCTION 
The A6281 bipolar buffer amplifier was designed to work in a 
512 word by 18 bit semiconductor, random access, static memory. The 
memory was initially intended for application in the 200A Customer 
Switching System. The memory chip employed is a 9 volt, 256 bit, 
static., IGFET circuit. Bipolar sense amplifiers perform the re.ad and 
- ---~-~. ------,,-------1 
' write operations. Addressi_ng is performed using a 1 :8 bipolar decoq.er. 
The sense amplifiers and decoders employ 3 · and 9 volt logic. circuitry. 
. • . J ..,_ . 
1The two devices have 3 volt- TTL inputs. The :pµffer amplifier_ will 
'. interface the 5 volt system lo,gi'c. to the two bip9l:ar. -p·e_riphery· circuits. 
The buffer chip was .required to cori:£otn{':wi th the beam· lead 
· ass_ignment of a -lower threshold, 48 beam lead::, :3 _-volt buffer amplifier 
which is pres-ent-ly employed· iti -another memo:r)r: application. This 
. ·. . 
~. 
. . 
required the ·chfp to have 10 buf:fer :circuits . One. c·ircui t has a. q_-\J.a·l 
input which is-·-<>necessary in the· pr'op·os:~d application. The chip stz-~ 
is 90 mils by 90 mils, beam tip t(l beam tip. The chip was processed: 
using standard juncti.on isolat:ion techni_q:u~.s ~mploying a 4,.;..6 'Cihm-cm 
resistivity· epi materia·1. 
This paper will present a general descript:j_·pn pf -th-e ·in~J.::iv-id:..;_ 
ual buffer cell and ove.rall chip layoQ·t. Referenc-es wiii. be mad'.e to 
·' 
general proces_sing- t~chniq~es .whert .nec·es·sary :for c_l,arity·. ·The di_s·tri~ 
. 5, 
butions of pertinent 'de-vice parame-ters · arrd a ·genera..l discus·s·i.:on ~f 
each parameter wi 11 be pres ent~d. . Th·e D- •. q-.. inpµt: .and out_put: :charat.,.. 
teristics will be discussed~ The ·d-y.naniic ch·;a:racte,r.istf:c:s wi·l.:1 :be 
. . . 
. ' . presented. ·rhis wiil inc-lpd-e a d.i,sctis.s·ion of the· ini_tial -compute.r· -
·. 
,· 













analysis which will be compared to the response of the fin·ished 
product. 
i,. 
BASIC CHIP QIA~CTERISTICS 
. ,, 
.... 
la : •• J •·• 
The basic buffer amplifier· circuit is shown in Figure 1 . 
. 
The buffer circuit was .designed for a nominal input current of • 7 ma · 




output s_ignal amplitudes were defined by worse case rnem·ory .require-
ments. The minimum "l" (V ) is 2. 4 volt.s.·.· .. The maximum "O'! V . is 00 · · OL 
250 mV while sinking 12.S ma. The propagati.o:r1 time (tPHL) from a· 
-l_ogical "I'' to logical "0".1evel at the output· .is< 12 nsec. The pro-
... 
-
pagation time -(tpiH) for & log.ic·al "I" level is dependent on the load· 
since the chip pullup is ·pas.sive, consisti_:ng of a 2K: resistor. The 
beam lead designations and chip dimensions are shown in Figure 2 with 
the circuit side down. There ar~ .. 48 beam leads and the distance from 
beam tip to beam tip is 90 mils. The 3 volt and ground leads are com-
mon to no more than 2 cells. This reduces qhmi.c drops which could be 
detrimental to operati_ng rna_rgins. One cell has .a dual emitter TTL 
input required in-some applications. ··T;he._r·emaining cells have a 
· si!}gle TTL input. The location of the bea.m lea,ds is determined by 
memory interconnection requirements. Figure 3 ··presents a composite 
drawing of a s.ingle input cell. Ther:·e· ~·re nine similar cells in the 
chip. Figure 4 is a cqmpos:ite :dr().wing of: the dual input cell. 
The chip ,is a ·junc·t·io11 · isolated 111ono1·.ithic integrat-.ed cir-
cuit. The trans is tors· ·ar·,e -hpn. A :cross secti.on. showing a trans is tor 
'. •'.· 
' , 
... , ... -•. ·': . 
. . 
- ' ' 
~4- . ' 
··~ ... N'--·• ......... --
. .:.. . ,.,. 
. . ( 
- . •' 

































. . . .. .. .1 
! 
~ .... . ·, 
·t -~ ... 
--- ,-· _f,.._ -
.), . - . 
and resistor is shown in Figure. 5. · The substrate matterial is a p type 
having a high(> 4 ohm-cm) resistivity which helps minimize ~he junc-~ 
tion isolation capacitance. AN+ buried layer is diffused to reduce 
' 
the collector series resistance. The ·buried layer is also placed under 
the resistors to keep the parasitic capacitance coupled to B+ thereby 
(!> 
reducing interaction between resistors. 
thick and has a resistivity of .5. ohm-cm. 
Th.e epitaxi·al layer ·is 7-9µ 
Tbe collector series resist-
.. 
+·· . . . 
ance is further lowered by employing an N deep col lee tor diffusion. 
This connects the collector contact to the buried layer. The low 
., 
se-ries collector resistance is imp.ortant because of the low· VCE SAT 
(250 mV) requirements of the logi·c device. The- deep collecto.r di(fu-
sion results in an increased collector area because of ·the .out-
diffusion of this deep ·diffusion step. The transisto.:r b·as_e is p:to.;;. 
duc_ed. by diffusing boron and achieving. a. p type re-gi on h-avi~g_ :a -· 
nominal sheet resistance of 2 00 oh111s :per ~quare. ·Res.is tors wh·.i..Gh con--
sis t of ·a base diffusion havi __ ng· ·ohm.i.c contacts on two -~nds': .are -a.lsq· 
made at this step>. Sirrce the. sheet re:sistance of t:he p+ .mat~rial ·is. 
nominally 200 ohms. per square-, the ma·ximurn resistor range i.s 10 K 
because of area ·consi·deratioits. Res is tors .smaller than· 2b.:o ohms, are. 
expensive becaus-e o·f yield considerations unless tolerances :·are 
relaxed·. The N+ emitter is made by phosphorus dif~usion. At th:·i:S 
time, the collector .contacts are ·also made. Before the chip .. i:s 
sealed., gold spikin:g is, performe·d: to .achieve storage times i.n ·the.: 
. -
neighborhood of 8 ns.e-c. This is pet-formed by depositing gold ·on· th~ 
·..;. -
back of the slice ,a11:d- di:ffusing ·:i..t~ in at elevated temperatures .. ·'the_, ·., · --·-- · 
.• • , . • •• • I • 
- " ~-.: 
-
·. -~ 
.- -· ,. - ~ : 
· ..·. . 
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resulting ·gold traps reduce the minority carrier lifetime. The tem-
perature and quenching requirements are defined by the desired storage 
I . . . --- ------- -.~ .---·_________... 
time. The metallization consists of a titanium deposition which pro-· 
vides adherence to the si-licon nitride surface.. Platinum is then 
deposited to prevent the diffusion of gold into the silicon. · The 
·desired pattern is defined by a photoengraving process .. The gold is 
then plated on the platinum. The intercircuit metallization is ap-
proximately 3µ thick. A second layer is plated on the beams giving. 
them the added strength required for bonding.· The chip is etched by 
removing the silicon· from under a portion of the beam leads. 
-SEMICONDUCTOR PARArvtETERS 
In order to obtain pertinent data on device parameters, th·-e 
initial chip designs incorporate a secondary pattern. The diffusions 
.are identical to the primary pattern with the metallization changed 
to contact indiv~dua1-c-omponents. The: topol_ogical layout of the 
secondary pattern is- shown in .F_igure 6. With this pattern resistors_:,· 
- --·----- .,, ... 
_..fl. - • ·---
input and output tran_sis:t.ors are. iso•lated._ A buffer cell is·. connected 
so internal nodes can be m.onitored-. B._y incorporating compu.te:r-· test 
set distributions, th·e· dev.i·c.e p.atallleters~ m:ay. be. found.. The- ch·ips: 
were processed in two separate lots of 10 wafers. each. The semic·on-
ductor parameter va.1tt.es for each lot will b~ p_res ented in the next · 
section . 
COMMON EMITTER D. C. . CURRENT GAIN 
. . .<. ~ 
. F_igure 7 and 8 presents_ the typ:ic·a-!_common emitter current 
gain as a function. of collector current 811.d, t_;rnperature for the small··.·· 
...... -
···---, ---
.,. ~ ~. .:...__ ·-· 
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and large transistors,. respectively. The peak for the small transistor 
., 
. 
occurs at 2-2.5 ma. The peak for the large transistor occurs at 12-
15 ma. This corresponds closely to the 'expected results for the • 7 and 
. 4 mil lo~g emitters when usi_ng si_ngle base strip geometry. The fall-
off of beta at low currents is diie to recombination with surface car-· 
riers or impurity recombination centers. The fall-off of beta at high· 
currents is ·due to emitter crowding. The emitter efficiency decreases 
... 
because of the effective decrease in base-resistivity as a result of 
the la.rge injected· currents. The figures show that beta increases with 
1 
temperature. .Bu,rger and Donovan state that this temperature depend-
ence arises from the temperature dependences of rnobi Ii ty and diffusion 
length on minority carrier lifetime. · Evans~ has shown that the tern-
··-
pera ture dependence of beta requires th·at the minority carrier life- -
time be related to temperature, T 
holes and .065 -eV for electrons. 
. -~E . ~ exp( kT) where .. _ fl E is · .055 eV for 
Kaufman and Beigh3 state that the 
above explanation assumes ~~: is. independent of temperature. This 
holds if the band_ gap is the same in the emitter and base. There is 
a difference in band gap with ~~~ a exp (L\e:g/kT) and this accounts for 
the essential exponential dependence of beta on temperature . 
INVERSE BETA 
The inverse ·beta plays, an important role in detelini·fii.ng the 
input characteristics of a_ TTL. gate. When the· transistor is: operated 
\ 
. 
in the reverse mode, the- e~i tter base junction is rever.se. bias_ed and 
• 
the base_ collector junction. is forward biased.· The emitter ·serves as 
a .collector and current wi 11 flow .. This . current leve1 must be liini ted 
-. ·~ 
I!/ ., •. ,,.,-
·: .. ·. 
. ··.·?.···· 
-. ··-
/. ' . . 
; 
! 
































































when used in a TTL gate, since large inverse beta currents may cause 
· __ . :" ' 
reduction in logical "l'' inputs. Figure 9 disp.lays the typical 
. 
. inverse bet.a as a function of temperature for various 1.evels .9-f bas·e 
current. The inverse beta component is low for. the gold spiked 
J 
devices because of the increas-ed recornbina-tion of rninori ty carriers . 
with the injecte·d_ gold traps. A very low inverse beta becomes detri-
mental because of the low saturation voltage VCE(SAT} requirements ... 
,. 
This wi 11 be discussed in more detail in the next section. 
SATURATION CHAR.L\CTERISTICS VcE (SAT) AND VsE (SAT) 
The equation for VCE(SAT) using the Ebers Moll model iS 
• 
-kT [ VCE(SAT) = q tn al (1) 
. . . 
- ---... - - - -·-· --·----------.. -·--·----
'. 
This equa_tion is approxirnat.e si.nce higp :irtj.e·ct.iot}. ant:l emi.tter crowding 
conditions are neglected. For th~ gold doped trartsi-stors cx1 , as shown 
" 
previously, is low and the offset volta.,ge ·becomes relatively high . 
The saturation voltage decreases with· .i.nc.rease in forward beta· (8N). 
For small variations in Ic when SN and. a:I re.main fairly constantJ VCE 
varies as the drop_ across the collecto_;r ser·ies= r..·esistance re -since . · 
the emitter resistance component re is US·\lil1ly aµ order Qf magnitude 
lower than r . To keep thi:s res·i:sta·n·c:e~ c·omponent. t.ow J .. a. cleep col-· ~ C 
lecto-r and buried _,_layer · is employed·.· Calculations sh-9W that this 
' 
J. . . 
value is ~ppt,oxima'tely 12 ohms for· :the large output _t:r:anst·stor ·and·.,, 
-- •---·- -· ·- ···--· 
. ,,., .. 
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35 ohms for ~he smal 1 input tr_ansistor. 
.' . ,., 
Measm-ed values show that r 
C 
was 15 ohms at 10 .5 ma for the large transis-tor and 50 ohms ·at 2 ma 
for the small transistor·~ --~- -
Figure 10 displays VCE(SAT) as a function of temperature 
.. for the small and large· transistor respectively. The VCE{SAT) for 
,lot #2 is lower than for lot #1. This is a result of the higher for~-
. ward and reverse gain of lot # 2. 
The base emitte~ saturation voltage VBE(SAT) is another 
important_ parameter· since it helps determine ·the thresh-old level of 
the device. The variation of V_8E :w-it.h t-e:mperature for two different 
collector current; and bas,e .:~rives ar·e shown in Fi.gure: 11 for the 
• : p 
small and large transistor .r.espec·tfve_Jy. The standar.d: t:emperature 
. 
. . . . ' 
variation is 2 mV ; 0c and is approac·hed at -the low-er collector currents 
and I.ow base drives. The equation for VBE(SAT} ne-g1ecting base drop is 
kT Ic V · = - in -
__ BE (SAT) q I.ES (2) 
Since IES is. a function of the emitter ar·:ea; th.e- VBE{SAT). :£cir ·th·e --
la_rge. transistor is lower for the $ame -G::Oll_ec.tor· cutt·ents (I.CJ .•.. 
BREAKDO\\'N VOLTAGES 
The distributions_ of .the: foll-c>wing· voltage breakdowns BVCBO:,. 
BVCES' _ BVCEO' BVEBO' are shown- in Figur·es ·1·2 and 13, If BVCBO for 
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exhibit high b-eta. This may indicate' narrow base widths. However the 
pm1chthrough voltage is well above the maximum system requirements of 









where n is 3.5 in this case. The avalanche breakdown: of ·the collector 
base, junction BV CBO and em~ tter base junction BVEBO are not similar in 
magnitude. The difference is due to the higher collector resistivity 
and junction deptli. · Avalance breakdown occurs at higher v.olta·ge 
levels at the collector junction than for :tl1e emitter junction. 
The distributions show ·tha . .t n·o· serious breakdown problems· 
exist and the devices should operate at wars e case system voltages .• : 
RESISTORS 
diffusion step. The nominal. sh~et ~~s·_i.s;t·an:~··e· is 20·0 0/sq:uare. The 
.. 
allowe·d tolerance in she:et res:is·t:a11.ce· .-is· z :I .. 5%.. ·0th.er .sot.Ire.es of 
variation in the design value ·m·ay· re.sult. ·from (1} µrask··.fabr:icat·.ion 
error; (2) error in c~lculating r.esis:to·r :~hap~.;: (3]· erro.r iri pro~. 
cessi:ng. Primarily the resi.s.tors. · were. made •. 6: mi ls wi;de with an · 
enlarged structure .8 mi.i!S wide:, on ·ea:ch .,e·nd: ·for. contact tolerances ... · 
This width re sis tor .ct1'ts ~s.k .e.rrors to a.pproxima te ly 3% • tf · srnal ler 
widths are used, one -m:ay run into the· problem. of urtd~rcµtting the 
oxide window prior to the diffusion step=. 
- --··1· -o·  .;.· 
·.· .. - . 
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Each resistor has dis_tributed capacita_nce associated with it 
which will e-ffect the transient response. The value of the distributed 
capacitance is a function of the epi resistivity. There is also a dis-
,·• \-it<I ,,-.1 .. , .. ,,-,,•1'1-, '"• .• ,-..,-,,•1•·,-,-,•·,·-,•·,-,~11<n•OOll*ii"l 1"1!•d 
tributed transistor made up of the p base, ·n epi and p substra.te. 
Because of the thick base formed by the epi material, the a of this 
transistor is low. Through leakage, the p-n junction of resistor and· 
epi may become forward biased. Since the substrate is grotmded and 
current _in the.n epi layer will pe multiplied by the f3 of the·parasitic 
transistor, current would short from the resistor to the substrate. . . ~ 
+ . . Therefore, then buried layer is k:ep:t _ at the power supply level to 
-
reverse bias the p-n junction between the resistor and epi layer . 
. -~:-;.· 
Figures 14 and 15 prese1tt.s · t:he ,:resistor values as a function 
of temperature. The total resistance is· an· .inverse function of hole 
.. mobility which de~reases with ~empe:rature:. The coefficient of.-
resistance variation with tempera.tu:re: (TCRJ :.i_S·} 
T o or TCR ~ _R ___ (_m_a_x_) _-_R ___ ( 2_S ____ C) __ 
(T - - 2·S°C). (R(25°C}) 
max . . .: 
dR(T) 
dt 
X 106 ppm 
oc 
.-- ,· (4) 
Figure 16 presents a plot of t.he. 1:emp.erat11-re ·coe ... ffi.ci ent of. resis·t-
ance (TCR) versus temperature fo·r the 2K re·sistor. The measured. 









. ·~ ' ., 
. ,;, ··. 
. ' 
. ~·' . 
. - i' • 
. , ..... 
\--·-~~--........ 
··~ ·,: 




· . . .t, 







D.C. DEVICE C11ARACTERISTICS 
In the ,proposed applications, the A-6281 buffer amplifier 
will be used to interface the 5 volt system logic with 3 volt memory 
logic. The circuit i~put was designed to represent one unit of load 
to medium power 5 volt logi~ gates. . The output characteristics wer~ 
I •• 
defined by the proposed memory c·onfiguration. In the next section, the 
D.C. characteristics of the.device will be discussed. Distributions of 
the characteristics ·will be presented and compared to the nominal 
design values shown in Figure 1. 
TRANSFER OIARACTERISTICS 
The basic ope.ration of the circuit will be discussed by 
referring to the ·buffer circuit in Figure 1 and to the typical transfer 
characteristic for the buffer, see Figure 17. With the input less than 
Vx transistor Q1 is fully. on and transistors. Q2 and Q3 are off. The 
output voltage (V 00) is high and equals (Vee -. I 5 R0), where 18 is the 
source current and basically the leakage current of the load devices. 
When Vin> Vy, the transistors Q2 _and Q3 conduct and the output volt-
age, is in the "zero" state (V0L). When V · < V. < V , the circuit is X... 1Il . y · · 
' 
. . . 
in its transition state. Transistor Q3 turns on when the emitter of 
transistor Q2 reaches the v~lue of V BE (ON) of Q3 • The input· voltage· 
level is equal to (VBE Q + VBE(ON) Q + VR - VBE Q, ::.: VBE(ON) Q + VR ) • 2 . 3 .. 3 1 · · 2· 3 
Figure 18 displays the resulting transfer characteristics as a func-
tion of load. The input _required to achieve the transistion from a 
''1" output cv08) to a ''O" output (V0 L) increases with increasing _load. 
· This is .a result. of th~: ~n.cr-ease. ·vBE of the output transistor with 
- ,_ . 
. . . - ·.. , . '• 
. . . . 
.:i;: 
~ . 
,r.;,"('~'"7.-__...- ·- • 
' .J .•.. :···· . ·- . 
\ . 
....::r 
>1", ' .• 
. ,· 
I 
·load. Figure 19 presents the transfer characteristic as a function of 
... , f 
voltage. The input voltage required to turn the buffer on decreases 
· with decreasing voltage. Thi-s may be due to the reduced voltage drop 
~cross the· base collector biasing resistor R3 . The VCE(SAT)' however, 
increases with lower Vee for the same load current because of the 
lower base overdrive for the output transistor. Figure 20 presents· 
I the transfer characteristics as a function of temperature for minimum 
load and voltage~ _ Shift ·in the transfer characteristics is due to the 
reduction in v8E with temperature. 
INPlTf OIARACTE.RISTI CS 
A
1 
device' driving a· T'f~ ga-te must both drive and sink current. 
! The device is tested to assure that the input represents no I more than 
1 unit of input load as defined in Figure 1. The input current path 
with the input voltage low (V1L) is shown in Figure 21A. _, Device cur-
rent flowing towards a terminal wi 11 be consi·d.ered posi ~ive hence 
(I IL) is negative. This current (IIL) is ·~ssentially limited by· 
resistors Rl and R2· where 
... 
..· -· ... ·. 
The current .is a function of: ~,.e.mp:erature, .. VCC' :and- VIN. The ampli.tude 
of this current is limited so. that the zero outpu-t~.state (V0L) of the 
drivi:ng gate· i.s ·not e:xt.eeded. The :maximum allow.ed value wi 11 be 
f . ' 
defined as point A-in the followi.ng figures. Figure 22 presents_a 
--
plot of IIN versus VIN at· room t"emperature as a -function of voltage. 
. -1.3:... · 
. ., 
. '_.,._ 
-;-~ .. ~,--~ 
-----, 








. Figure 23 displays the input characteristic curves as a function of 
temperature. The ~hift in the curves is due to the reduced VBE d~op. 
1 
The input current path ~ th the input voltage high (V1H) 
for a standard TTL is shown ... in Figure 2 IB_. With the input high, the 
collector junction sits low and the collector base junction becomes 
forward biased and the emitter is reversed biased. The transistor 
operates in the inverse mode and the input current becomes a function 
of the invers~ gain 8INv· In the A-6281. gate, two factors assure 
very low inverse leakage currents. The low inverse alpha due_ to the 
----
gold spiking and the resistor shunting the collector base junction 
limits the v8C voitage to approximately 500 mV and pr:events the col-· 
lector base junction from becoming str~ngly forward biased. The 
resulting leakage current is much lower than the maximum" allowed· 
-
value (point B) on Figures 22 and 23. The dual input cell is also 
susceptible to lateral NPN le_akage. This occurs when one emitter is 
grounded and the other sets high. This value is also w.ell below th~ 
allowed maximum value for all cells tested.. The input lead is .·c.on·-
nected to a collector substrate diode. :These diode.s .will clamp n:eg_a·-
tive transitions on. ··the i~put which may 9ccur due to transmis·sion line 
effects in the system wiring. The requirements stat~ that the diode . 
must conduct 5 ma within the input voltage range of - .5 to -1.SV shown.· 
at (C) on Figures 22 and 23. The change ~n this current level ·with 
. . 
temperature is the result of the· ch·an.ge in forward, chara_ct~rsitics of 
the collector substrate diode. In the discussion of the :chip charac-
teristics. it was shown that the resistor and VBE(SAT) characteristi(:S 
• I 
..;.; -1· 4· : .;.; . . . . . ..... - ·• -qi, 
' i 

































































































·ii .. _, 
· of the two lots were similar. The· input diode was d·ifferent and this . 
was the part of the input characteristics curves. which varied appreci~ 
ably, as would· be expected. 
OUTPtrr CHARACfERISTICS 
A logic gate must be ab le to. sink and source current at· log-ic 
. . levels which wi 11 assure ample noise margin ·,for the worse case load and 
.input threshold of the load· device. In the initial proposed applica-
tion, the buffer must under.worse case conditions sink 12 ma with a 
maximum "O'' output level (VOL) of 250 mV at room temperature. · The 
VCE(SAT) characteri$t.ics ·were discussed. previously.· Only a_. .general 
. 




drive cir~ui t for VOL i:s shown in' F_igure .21C .. :F_igure 24 presents a 
·plot of v0L versus sink current as a· function. of temperature. 
" 
~···1 
F_igure 34 presents a plot of v0L versu·s sink current as a function of 
vol t_age. The. curves show that the output transistor is :more difficult.· 
•. 
to keep in saturation a.t lower temperatures. b.eca1Js.-e· of the decreased 
beta · and. increased V:BE ~:rP.PS-. ·r.h.e. :cttrves :.also .sh:ow t·hat the output 
transistor· is- :mor·e d].:ffi~u1t. to, keep· in s.a:tur:ati.o.n at low voltag.e:s: . 
.. 
Worse case. ·tes-tirig of th·e devices will tn·corpor:ate .minimum.\{CC., 
; 
. 
VIH~ = VIH MIN' and 1SINK. = 12 ma. 
The buffer gate must s·ottrc·~·, cµr:r:eJJ:t f 1or t·o.g'ic '' 1" output 
levels V OH when dri vi_ng TTL i1tput,$ (VOH ·= ·vCC - I:SOURCE R5} . The out~ 
put drive circuit f9.f ·V00_ is shown i,n Figure 21D. A- plot of VOH ver-
.. 
sus !SOURCE is di.s .. p:1ayed: in F_ig·ure 26A as a function of t_emperature. J 
.) .... 
The resulting· decre.,a.se fn ·vo,l_tage level is.· due to. an in.crease in -the 
... \ ; 
\ 
·~.ls: .... ·1 \. 
:: 
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,1,. ____ _ 
pullup resistor. A plot of v08 versus· TSOURCE as a function of volt-
age is displayed in Figure 26B. In operation the source current is a-
result of inverse alpha or lateral NPN effects on the gate being 
driven. Point X displays the maximum source current the buffer chip . 
should encounter. Under all conditions, the chip output levels are 
ll::r 
· above the required minimum of 2 • 4 vo 1 ts. 
following drive conditions will be used. 
For wors~ case testing, the 
Vee • • 2.9 V· - m1n1mum 
VIL - VIL max. -
" 
1LOAD - 100 µA ..• 
POWER SUPPLY CURRENT 
The current drain is ·me·ci:sured to assur"E~ that ·t:he power 
di-ssipation remains within upper. and lower bound·s. ·Th.e -upper limit 
is important sine~ tllis limit may be ti-sed by the de.v:ic~· ·engin.eer to 
.d.etermine power· .dissipa.tion requirements. Many aspects ;of circuit 
performq.n,ce,: such as switching speed, are_.ultimat.e·I_y :teilated to 
:_power conswnptiort. Therefore, a .Jower- .limi.t, is spe.cif"ied to help 
·assure overall ei.rcuit. quality. · 
. .. 
.. ' 
T·h-.e. A~·62-_8:l bu:ff e-·r c1i'ip. :c·on·tc1ins 10 'pu_:ff~.r- -ci:rc-ui ts with two 
circuits ~·hari_ng a power 'Supply lead. The ·p.ower supply drain is mea-
. sured for the two eel-ls which: ·wi 11 giv.e._ a better indication if .any 
one ce11 is in troub·le t-h,an :if. all :t:en'. cells· were m:easured at one . , .· ~ . . . . . '· .. . .. - ' ' .. . . . . 
. . 
t.ime. A ·plot ·of pow--~:r :s,uppl:y :drain ~,s a· -f:unction ·.of t·emp·erature for 
• L-. =" • •• • • ' ' 
ma,Cl.~Wfi. V~>.l:t·age. --~s show11: _:}_n Figure 2 7. ·For Part. ·A, ·th·e ::input· -level· 
. -· ' . - •"·-·-· 
·-:· 
. .. ~ ' 
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is a ''I" C.V lH), and active .p:ower is measured. In part B the input 
level is a ''zero'' (V1L) and st.andby power is measured. The complex 
variation of the supply cur~ent with temperature is .a result 6f the 
normal opposing temperatur·e coefficients in ·an integrated c-ircuit. 
·The power supply current drains discuss·ed i·n the precedi_ng 
section were for the static or d.c. condition.- The power dissipation 
will also vary as a function of frequency and load capacitance. 
~igure 28 displays · the average current ,as a function of frequency 'With 
· various load capacitance. With no load, the increase in cur:rent is :. 
used to charge th~e internal capacitance and lasts only a few _n·an·o-"i 
seconds. The load capacitance must al.so be c-harged and dischar,g.eq. as. 
the output_ gate switches .. As the_ gate switches from the logical O to· 
l_ogical 1 state, the load capacitan.ce is charged by an· increase in 
power supply -current. Th:is: curren-t m-ay become as 1·3:r'ge as- the short 
circuit output current c1·08},. ·As expected, the su.pp·ly curren-t 
( 
increases with increased load c·ap·aci tance. 
D.C. NOISE ~1ARGIN 
The D. C. noise: ma.:tgin: is the ·difference ·between th·e :guar-
anteed 1.ogic state vol t.a.ge ·1tmits ·of a_ gate and the voltage· r:equi.re·-
.. 
· ments of the device it is_. driving ... The· test condition.s disctiss·ed·: i-n: . . . . ' . . " 
. . 
. ' . 
the preceding sections have ·t·o: guar.antee safe oper~ti·n.g. mar:gi:ns. ) .rn. 
the proposed memory appli.ca.tion for the A-6281, ·th·~.sepse. :ampl.ifi_er.· 
and decoder it interfaces with hav·e ~different input· logic levels art~-
the noise· margin for .-e:ach device· i_s· dif-feren·t:.·.' The logic lev~ls. for 
· .. 
. · }' 
the sys tern ,l·ogic. ·gates :an4 ·the· guarant·eed logic ·1evel5- for the buff.er, ·:. ·-.,-. ~ - . . 
·r, . . ·t~· . - : - - ; - . - •. -... ·--. . -. - - - -
- ·. . ... .. _- . ,. - - ·.;. - ·- -. 
··--.17:_ · 
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are shown in Figure 29A. The maximum zero input from the system is. 
425 mV. The maxirnwn input before the buffer output falls to 2 .4 volts 
is 800 mV. The zero noise margin is 375 mV. The minimum "l" output 
from .the system logic is 2. 4 V. · The minimum "l'' input to achieve . 
0 
250 mV output is 1.6 V so the "I" logic noise margin is 800 mV. The 
logic levels of the buffer and th~ guaranteed input logic levels of 
the sense amplifier are shown in Figure 2·9s. The "zero" inp_ut noise 
,,. 
margin is 200 mV. The "1" input noise margin is 1.4 volts. The 
logic levels of the buffer and the guaranteed· input logic levels of 
the decoder are shown in Figure 2·9C. The "z~ro''. input noise margin 
is 550 mV.. The "one" input noise margin is. 800 mv. The sense ampii-· 
fier and decoder and buffers are all mounted on ceramics and sboul·d: 
be relatively noise free. The worse case will be for the system .. 
l_ogic to buffer interface where lo_ng runs. can lead to ringing. 
A. C. NOISE MARGIN 
ditions. 
The data above .rept·esents ·the· 'i1_oise margins under d. c. con-
Another important factt)t is t-he response of the· circuit to 
. low duration pulses. This effect is not like a delay line, where once 
the pulse is applied it· will p:ropag-ate through. For the buffer cir-
. 
. 
cuit, the state ,of the i·npµt must ,b·e ch.apg.ed long enough to allow the 
circuit to respond. ·Fi.gµre 30 presents the noise immunity· versus 
pulse duration. r,he I1.oise immunity is the· _maximum ·a.1·1owed amplitude 
. . 
before the ou_tpu.t -re.s_p·orids. The data :sh .. owed t·h.at the ·''O'' to ''1'' 
transition on the input was worse t:h·an. the: '':lu to "0! .. ' transition. 
. . 
.This is expla_ined from the. fact, that· t'he .prop_agation time of the 
.· 
. . ~ 
. ~ 
. . 
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Another factor affecting noise inununity is frequency. At 




pulse to be partially stored. This al lows the device to respond even 
after the input pulse has 1disappeared. If the first pulse does not 
tJ?._gger gate response, subsequent one_s :may cause build-up if the dura-
tion is long. 
DYNAMIC GIARACTERISTICS · 
The nonlinear time domain ci.t·cui t ~nalysis of the A-6281 
" buffer was performed using a noda.l .a.n.al:ysis program .. In t·his,, program 
the Ebers Moll diode and ··bipolar· t.rans:is:t·or mod:els were used. These 
models are ernploye<l, ·for b.oth static and dynamic·. cal.culations. The 
capacitance values are :nonlinear with voltag·e., The resis-tor values 
employed are related to -t·:e.mperature as follows: · 
(6) 
.. 
The temperature and coefficient are the same ·f·ot · a1·_1· re .. s:·is:t_·ors··. 
",__i 




Figure 31. · The initial calculations of th.e transient repons·e were'. 
performed before th.e de:vices were proc_e.ssed. · A brief discussion as 
to how the initial p~rameter values_ .ar~ .q.e.riv~d.,will be discussed.: 
. before a comparison of the calculated an.cl a.ctual response is presented . 
• For the transistor models it is necessary to kno\\1. th-e junc-
.. ' : 
.. 
tion capacitances as well as, the c.olle·ctor to su.bstra:te -c:apa·cita·nce. · 
i .. 
'. , 1- 'i\. ___ ' 
,: ... 
. •\ 
. , . 
-----------------------------------------______;_;---~~--·---·· . "" 
·•:', 
.. : 
The jtmction capacitance is composed of sidewall and bottom capaci-
tance. This· becomes a function of the diffusion area and depth with 
the out-diffusion taken into account. The capacitance is also a., 
•. ,. 
function of the epi resistivity. 
Since the output transistor has single stripes, the base and 
series collector resistances can be approximated . 
. The IES term is proportional to the emitter area. For the 
initial calcul ati·ons, the IES term was set equal to the emitter area . 
-15 . in square mils times·10 amps. -The ICS term is equal.to IE5/a1 . 
Since this device is gold spiked at 1100°c, the author used vari·a-
.. 
tions in SN and ai collected from other circuits ~aving similar. geome-
try transistors . The a.1 was chosen to run from . 01 to .12 for 1;:he · 
small. geometry device and from .04 to .20 for the large device. The 
SN variation ·for the small devices was taken to be 15 to 60 arid 30 to 
.. 120 for the large transistor. The value of TCI was ta.ken as (40 x 
10-9 sec) a1 and \N was taken as 3 x 10-10 for all transistors. The · 




·The propagatio11 time (tPHL) from -a 1.ogical . ''l" to logi.cal 
"O" level at the· output ·is: to be less than 12 nsec under worse cc1s~ 
loads. The propagation. time: (t.P_,UIJ fr::om a log1cal "0~' to the, thresh-
. 
. old of a high threshold: load gate was· to be· less than. 15 nsec. The • <•- ,. • 









(B18 >>. IC) for light loads I the storage time of the output transistor 
became large. The next approach was to tie the emitter follower into 
the base .. path of the input_ gate: ,:.This circuit p~events transistor Q2 
from going into deep saturation because of the biasing effect of 
resistors R2 and R3. The operation of the two circuits is compared -
for nominal and high. betas in F_igure 32. \.JThe propagation time was 
h_igher for circuit B and circuit A was employed~ Figure 33 presents 
the extreme cal.culated transient ·responses for circuit A.: The 
fastest leading edge response at room temperature occl.ll's_ at h_igh power 
supplies, low resistors, high beta. The sl-owest le~ding edge response 
occurs at low power supply-volt_age, low beta, and high resistor. The 
fastest trailing edge response occ.ur.s .at low power supply., low 
resistors and low beta and maximum load. The slowest ·trailing edge 
response occurs at high power supply., h_igh resistor and high beta and 
minimum load. These calculations indicated the chip would meet the 
dynamic requirements. · The next part of the discus's ion wi 11 present 
the transient respon-se of the actual chip.· 
..... 
- Figure 34 displays the transient respons-e as, a function of 
capacitance. Under the prop.ose~ application the chip will drive 'ITL 
inputs only and the respon·se into a pu.re· capacitance load is pre- _ 
sented for complet_eness only. 
,. 
The transient reponse as a function -of vo:lt'ag:e :for maximum 
fanout is shown in Figure 35. The ·1eading eclge response is faster-
,J. 
for higher volt_ages because of_ the .large overdr:t'ves. The tra~ling 
edge response is _slower .beca.use of the increased storage time due -to 








..;i...,.,. ___ _ 
,,;, 
.e,. .. 
the large base overdrive. The worse case voltages. guaranteed by the 
system is 3.0 ± .1 volts while the curves display the response for 
3. 0 ± • 3 VO Its. 
Figure 36 displays· the transient response as a function of 
input volt.age. In range show in from 2.4V to 5 .. 5 volts. There is 
--
approximately a 4 nsec variation in leadi.ng e.dge response with no 
appreciable change in the trailing· e_dge response. -. 
Figure 37 displays the transient respons·e. for minimum and 
maximum fanout. · The b.i_ggest variation being in <the trailing edge 
-
response. The high er current from the TTL loads results in the 
-fastest pullup to the turnoff level of the load device. 
Figure 38 presents the typical prop_agation times as a func-
tion of temperature. The tPHL time decreases with temperature. This 
may be due to the higher overdrive which is a result of the higher 
beta. The tPLH increases with temperature because of the increased 
stor.age time due to the higher overdrive. 
SUMMARY 
-The A6281 buffer amplifier has been designed to work in a 
512 word by. 18 bit semicon:ductor, random access, .static memory. In 
··'··-~-' .. ··--·· 
this application bipolar sense amplifiers and ·decoders will be ern_~-
ployed td read, write and address the memory cell. The function of 
the buffer amplifier is to interface the syst.em 5 volt. logic with the 
3 volt TTL inputs of the sense ampiifier and de.coder. 
The A6281 buffer chip .has 48 beam leads having ·a tip. to tip, 
' 
. 
spaci_ng of 90 mi ls . The chip ·con"t:~-ins 10 b:uffer circuits . 
. , . 
----·---; ---1-· 
;:, 11(, •• ,,~ •• -.. ... , • 
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The circuit has been shown to meet the worse case input and 
output logic level and speed requirements over a voltage range~of 
. - . . .. 
3 ± .1 volts and ambient temperatures up to so0c. The -buffer wi 11 
sink 12. 5 ma with a maximum V CE (SAT) of 250 mV with a worse case one 
input of 1.6V. The buffer will source 100 :µa with a minimum "I" out-
put of 2.4 volts when the worse case input level is 800 niV. These 
.. 
logic levels wi 11 afford proper noise margin in the prapos ed a.ppli- · 
cation. The propagation time for a Jogica.1 is 111-" to logical "O" 
transition is < 12 nsec. The propa.gat:i.on time -of a logic "O" to 
l_ogic "I" transition is < 15 nsec when driving a minimum TTL load and 
decreases with increasing fan out. The circuit has a nominal active 
power drain of 4.0 ma and a nominal standby power drain of 650 µA. 
'.-. 
r =~ . 
~. . ·~ ; .. 
·. ·,....: 
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. FIGURE l 
BASIC BUFFER CIRCUIT 
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BASIC GATE CHARACTERISTICS 
.. 
--· 
- ,,, .. '. :.-·· 
it:-r•: 
Power Suppl;;' \T -cc.- 3.0 ± 10~ 
Max. Ratin,6 ,, . z cc 5.5 'Jolts 
Temperature 0°C to 85°c Junction 
INPUT CONDITIONS MIN. MAX. UNITS 
-Forward Current (IF) VIN - ov -0.9. -0.5 mAdc -Leaka6e Current (IR) 
. VIN - 2.4v 
- 10· µAde. 
,. Clamp Voltage { rv D_) IF - -5 mAd·c -1.5 -0·.5 volts -
D.C. Noise Margin 
.375 - - vol ts 
OUTPUT 
-iiJ. "Zero" Voltage (VOL) VIN. - 1.6v - 0.25 volts 
~f IJL = l.<?. 5 mAdc 
-~· Jne '' voltage ( VOH) VIN - o.8v - 2.ij volts 
,, ··- .. ,,w. -
-
, ... 
__ _;.;, . ,,. 
1
.0H - -100 ·µ.Ade. · 
-
PO~ER DRAIN. 
Inputs Htgr. Per o·ate. 3.25 4.8 mAd.c, 
In·p-uts Low Per Gate· 0.5 o·.9· mAdc \ 
. . . . . 
•' ,•: . 
~· 
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